Stochastic Resonance IR-UWB Communications Receiver

Håkon A. Hjortland

Department of Informatics University of Oslo

Workshop on UWB implementations 2010-06-08

Håkon A. Hjortland (Univ. of Oslo)

Stoch, Res. IR-UWB Comm, Recv.

UWB impl. ws. 2010-06-08

Content

Signal processing paradigm

- Bitstreams
- Stochastic resonance

2 IR-UWB data communication

- Data modulation
- A simple ideal receiver
- Stochastic resonance receiver
- Stochastic resonance receiver implementationImplementation

2 / 29

Content

Signal processing paradigmBitstreams

• Stochastic resonance

IR-UWB data communication

- Data modulation
- A simple ideal receiver
- Stochastic resonance receiver
- Stochastic resonance receiver implementation
 Implementation



Bitstreams:

- Bitstreams are well suited for fast processing in CMOS
- Arithmetic operations can be just single gates

Content

Signal processing paradigm Bitstreams

Stochastic resonance

IR-UWB data communication

- Data modulation
- A simple ideal receiver
- Stochastic resonance receiver
- Stochastic resonance receiver implementation
 Implementation

5 / 29

Stochastic resonance

Stochastic resonance:

- When the SNR is low, each analog sample of the signal might contain less than one bit of information
- 1 bit quantization is sufficient. Little information is lost during quantization.
- Integrate to get higher SNR
- We call this stochastic resonance
- Analog averaging vs. stochastic resonance averaging: Approx. 2 dB loss.

Stochastic resonance principle.



Figure: Stochastic resonance principle.

Stochastic resonance integration PMF.



Figure: Stochastic resonance integration PMF.

Content

Signal processing paradigm

- Bitstreams
- Stochastic resonance

2 IR-UWB data communication

Data modulation

- A simple ideal receiver
- Stochastic resonance receiver
- Stochastic resonance receiver implementation
 Implementation

Symbol coding

- We are using symbols to transmit data. Related to:
 - Direct-Sequence Spread Spectrum (DSSS)
 - Direct-Sequence Code Division Multiple Access (DS-CDMA)
- We are using pulses (one per chip) instead of continuous waves.
- Chips are BPSK coded.



Figure: A symbol.

Symbol coding (2)

- Different symbols are different channels (Code Division Multiple Access (CDMA))
- Using low-interference (low cross-correlation) symbol codes (m-sequence, Barker, Walsh Hadamard, Gold, Kasami, WBE, GAWBE, "selected random")

Example system parameters.

Example system parameters for our system:

- Pulse center frequency $f_c = 1$ GHz, any pulse shape
- *t*_{chip} = 10 ns
- Chips per symbol Ns = 32
- Pause to prevent Inter Symbol Interference (ISI). Symbol period: $t_{symbol} = 1 \ \mu s \Rightarrow$ Symbol rate: 1 MS/s



Transmitter and channel model signal flow.



Figure: Transmitter and channel model signal flow.

A simple ideal receiver

Content

Signal processing paradigm

- Bitstreams
- Stochastic resonance

2 IR-UWB data communication

- Data modulation
- A simple ideal receiver
- Stochastic resonance receiver
- Stochastic resonance receiver implementation
 Implementation

A simple ideal receiver

Simple ideal analog receiver signal flow.



Figure: Simple ideal analog receiver signal flow.

Håkon A. Hjortland (Univ. of Oslo)

Stoch. Res. IR-UWB Comm. Recv.

Stochastic resonance receiver

Content

Signal processing paradigm

- Bitstreams
- Stochastic resonance

2 IR-UWB data communication

- Data modulation
- A simple ideal receiver
- Stochastic resonance receiver
- Stochastic resonance receiver implementation
 Implementation

Stochastic resonance receiver

Stochastic resonance receiver signal flow.



Figure: Stochastic resonance receiver signal flow.

Håkon A. Hjortland (Univ. of Oslo)

Stoch. Res. IR-UWB Comm. Recv.

Content

Signal processing paradigm

- Bitstreams
- Stochastic resonance

IR-UWB data communication

- Data modulation
- A simple ideal receiver
- Stochastic resonance receiver

Stochastic resonance receiver implementation Implementation

18 / 29

Stochastic resonance receiver implementation



- Basically a RAKE receiver
- Parallelized structure to handle the high-speed computation (cross-correlation at multiple gigahertz)

Stochastic resonance receiver implementation

Implementation

Top level.



Figure: Top level.

Example system parameters.

Example system parameters for the chip:

- Pulse center frequency $f_c = 1$ GHz, any pulse shape \Rightarrow $f_s \approx 4$ GHz (sampling-delayline)
- $t_{chip} = 10 \text{ ns} \Rightarrow \text{approx. 40 RAKE fingers}$
- Chips per symbol $Ns = 32 \Rightarrow RAKE$ finger length = 32

Sampling interval delayline.



Delay element:



Calibration circuit (basic principle)

Figure: Sampling interval delayline.

Clock domain sync.



Figure: Clock domain sync.

Channel equalizer.



Figure: Channel equalizer.

Stochastic resonance receiver implementation

Implementation

Channel equalizer correlator.



Figure: Channel equalizer correlator.

Main correlator.



Figure: Main correlator.

Correlation value transform function f.



Figure: Correlation value transform function f.

Absolute value function.



Figure: Absolute value function.

Squaring function.

```
% Exact
v1
     = \times 1:
v^2 = 0:
v4 = x2 \& !x1:
v8 = x1 \& xor(x4, x2);
v16 = (x1 \& xor(x8, x4)) | (x4 \& !x2 \& !x1);
y_{32} = (x_2 \& xor(x_8, x_4)) | (x_8 \& x_4 \& x_1);
y64 = x8 \& !(x4 \& !x2);
y128 = x8 \& x4;
% Implementation (4 not, 6 nand, 9 nor);
% TSMC 90nm TCBN90GHP-lib cellwidths:
%
    not: 0.28um*3, nand: 0.28um*4, nor: 0.28um*4.
% Total: 0.28 \mu m * (3*4 + 4*6 + 4*9) = 20.160 \mu m.
% Truncate to 6 bit output, which gives max 2% error for x > 3:
v1 = 0;
v^2 = 0:
scale = 1.02;
```

Figure: Squaring function.