Contents

Preface

<u>Related Documents</u> **Preface-2** <u>Typographic and Syntax Conventions</u> **Preface-3**

1

Getting Started with the Cadence Software

Prerequisites 1-2 Copying the Tutorial Database 1-3 Starting the Cadence Software 1-5 Setting the Working Directory 1-5 Finding the Executable Filename 1-6 Loading the Cadence Software 1-7 Using the CIW 1-8 Using Menus and Forms 1-9 Opening the Master Library 1-11 Opening the Library Browser 1-11 About the Tutorial Libraries 1-14 Browsing the Master Library 1-15 Displaying the mux2 Layout 1-16 Setting Layer Visibility 1-20 Measuring Distances 1-22

December 1998

Zooming In on the Multiplexer Design 1-22 Measuring Distances with the Ruler 1-24 Changing to a Previous Zoom or Pan Image 1-27 Fitting a Design in a Window 1-27 Returning to the Previous Image 1-28 Using Window Scroll Bars 1-28 Zooming Out 1-29 Using the Fit All Bindkey 1-29 Zooming In and Out with the Mouse 1-30 Using Help 1-31 Using the Help Button 1-31 Exiting the Cadence Software 1-32 Summary 1-33

<u>2</u>

Creating the Inverter Layout

If You Have Not Completed the Previous Chapter 2-2 Starting a New Layout Design 2-3 Creating a New Cellview 2-3 Displaying the Grids 2-4 Using Pan to View the Positive Quadrant 2-5 Creating Instances for N- and P-Transistors 2-6 Creating the N-Transistor Instance 2-6

December 1998

Stopping Repeating Commands 2-9 Creating the P-Transistor Instance 2-9 Connecting the Inputs and Outputs 2-10 Selecting Layers in the LSW 2-11 Connecting the Output 2-12 Nesting a Command 2-14 Connecting the Input 2-14 Adding the Power Connection 2-18 Selecting Objects 2-21 Adding the Ground Connection 2-27 Adding the Well 2-29 Checking Design Rules 2-32 Finding Out if You Can Run DRC 2-32 Running the Design Rule Checker 2-33 **Deleting Objects** 2-34 Saving Your Design 2-34 Summary 2-35

<u>3</u>

Creating the Multiplexer Layout

If You Have Not Completed the Previous Chapters 3-2 Creating a Hierarchical Layout 3-4 Creating a New Cellview 3-5

December 1998

Opening a Schematic for Reference 3-6 Creating the First nand2 Instance 3-8 Copying the nand2 Instance 3-9 Creating the Inv Instance 3-10 Editing the Inverter in Place 3-12 Opening a Cell to Edit in Place 3-12 Stretching an Area 3-14 Returning to the Multiplexer 3-16 **Displaying Hierarchy Levels** 3-17 Listing the Cells in the Multiplexer 3-18 Changing Display Levels 3-20 Placing and Flattening an Instance 3-24 Copying the nand2 Instance Again 3-25 Placing the Connect Cell 3-26 Flattening the Connect Cell 3-28 Saving the Design 3-30 Using Path Stitching 3-30 Turning Gravity Off 3-31 Overview of Path Route 3-32 Starting the Path on metal1 3-33 Changing to metal2 3-34 Completing the Path 3-36

December 1998

Creating Pins 3-37 <u>About Pins</u> 3-37 <u>Creating Pins</u> 3-38 <u>Saving the Design</u> 3-44 <u>Closing the mux2 Schematic</u> 3-44 <u>Summary</u> 3-45

<u>4</u>

Verifying the Multiplexer Layout

Finding Out If You Can Run Diva 4-2 If You Have Not Completed the Previous Chapters 4-2 Creating a Test Case for Checking Errors 4-5 Displaying Only the metal1 layer 4-5 Stretching a Path 4-6 Redisplaying All Layers 4-8 Performing a Design Rule Check 4-9 Running DRC 4-9 Viewing Errors 4-11 Extracting Connectivity from the Layout 4-12 Extracting the Layout 4-13 Viewing Extracted Data 4-14 Comparing the Layout to the Schematic 4-18 Displaying the Schematic View 4-18

December 1998

Running LVS 4-20 Analyzing LVS Errors 4-23 Displaying an LVS Report 4-24 Displaying the Errors 4-25 Probing the Schematic and Layout 4-27 Correcting the Error 4-31 Rerunning Verification 4-32 Running an Incremental DRC 4-33 Reextracting the Layout 4-34 Rerunning LVS 4-36 Summary 4-38

5 Creating a Parameterized Cell

If You Have Not Completed the Previous Chapters 5-3 Defining a Stretch Line for Gate Width 5-4 Opening an Existing Layout 5-5 Turning Off Repeat Mode 5-6 Creating the Stretch Line 5-7 Creating a Repeat Group for Contacts 5-9 Creating the Repeat Group 5-10 Using Expressions 5-12 Creating a Repeat Group for Gates 5-14

December 1998

Creating a Stretch Line for Gate Length 5-16 Compiling and Testing the Pcell 5-18 Compiling the Pcell 5-19 Testing the Pcell 5-19 Evaluating the Results 5-22 Correcting the Pcell 5-22 Creating the Dependent Stretch Line 5-23 Modifying the Gate Repeat Group 5-24 Recompiling the Pcell 5-25 Summarizing and Saving the Pcell 5-27 Summarizing Parameters 5-27 Saving the Pcell 5-29 Summary 5-29

Index

December 1998